Abstract-Polysilicon nanowires are synthesized following a classical top-down approach using conventional UV lithography technique fully compatible with the existing silicon complementary metal-oxide-semiconductor technology. N-and P-type in situ doping of these nanowires is controlled over a large range of doping levels and the electrical properties of these nanowires are analyzed. The results show that resistivity dependence with the doping level is both related to the nanowire size-dependent structural quality and doping specie. Charged gas species (ammonia) sensitivity of these nanowires has also been studied. In addition, the feasibility of N-and P-channel polysilicon nanowire transistors is demonstrated.
I. INTRODUCTION

S
EMICONDUCTING nanowires are currently attracting much attention as promising components for future nanoelectronic devices, such as nanowire field-effect transistors [1] , photonic and optoelectronic devices [2] , and more particularly as chemical or biological sensors [3] - [5] . The needs of a fast and precise detection of early disease symptoms, as well as the need of environment safety, become now the main leitmotiv of the societal development. The incorporation of semiconducting nanowires into chemical and biological sensors applications receives a great interest. As their surface can be sensitive to charged species combined with their high surfaceto-volume ratio, semiconducting nanowires are the subject of intense research activities for high-sensitivity chemical sensor fabrication. In particular, for silicon nanowires (SiNWs) based electronic devices, the highly sensitive detection based on SiNWs enables a change in current when, after surface functionalization, the analytical (charged) molecules bind to specific recognition molecule at the SiNWs surface. In this way, many studies reported on biological sensors for DNA hybridation [4] , and chemical [6] and gas detection [7] . SiNWs can be prepared by one of two approaches, top down and bottom up. In a bottom-up strategy, the individual base elements (atoms, molecules, etc.) of the system are linked together to form larger subsystems. Most of the developed synthesis methods are layer-by-layer self assembly [8] , vapor-liquid-solid and solid-liquid-solid growth techniques [9] , [10] , and using matrix template [11] . The main drawbacks of these synthesis methods for a 3-D integration are the difficulty in control of size and positioning of the nanowires. In this case, nanowires need to be selectively collected and manipulated to be assembled in a planar layout. The top-down approach starts from bulk materials and scales down the patterned areas. In this way, several advanced nanopatterning techniques were developed, such as e-beam [12] , atomic force microscopy [13] , [14] , deep UV [15] , and nanoimprint lithographies [16] , [17] , to obtain SiNWs. The main drawbacks of these advanced lithographic tools with nanometer-size resolution rest on the high cost generated, and more generally the low throughput capability unsuitable with mass production. Because SiNWs synthesis can be compatible with the established silicon technology, SiNWs-based sensor integration will allow a lower manufacturing cost, in addition to the advantageous electronic features of embedded detection and signal processing in silicon technology. The intrinsic reliability of the well-known semiconductor complementary metal-oxide-semiconductor (CMOS) process also guarantees reproducible and reliable performances. Recently, previous works demonstrated the CMOS compatibility of SiNWs topdown fabrication. Some of them [18] reported on SiNWs electronic building blocks, with nanowires fabricated from silicon bulk substrate, and then collected to another (plastic) substrate. Buddharaju et al. [19] and Wessely et al. [20] used e-beam lithography techniques for SiNWs fabrication using costly silicon-on-insulator substrates.
In addition, a high-reliable doping control at nanoscale still remains a challenge for the development of nanoscale device integrated in electronic, sensing, and photonic, systems. The ability to predict and control electronic doping level of SiNWs, using the knowledge obtained from the planar silicon technology, is a key feature for nanoscale device applications. In other words, high and uniform doping control is required for a precise control of electrical properties of SiNWs-based devices. In this paper, we present a direct patterning technique of in situ doped SiNWs planar arrays by conventional optical lithography, compatible with the existing planar CMOS silicon 0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. technology. Such SiNWS are promising active building blocks for gas (ammonia) sensors and electronics.
II. EXPERIMENTS
The key fabrication steps of the polycrystalline SiNWs are shown in Fig. 1(a) . At first, a dielectric film A is deposited and patterned into islands by conventional UV lithography. Then, a polycrystalline silicon layer is deposited by LPCVD technique. Accurate control of the polycrystalline silicon layer reactive ion etching (RIE) rate leads to the formation of nanometric size sidewall spacers that can be used as nanowires. The feasibility of these polyscristalline SiNWs with curvature radius as low as 50 nm was previously demonstrated [21] . This method allows the fabrication of parallel SiNWs network.
Phosphorus (or boron) in situ doped polycrystalline silicon layers used for such nanowires were deposited by the thermal decomposition of a mixture of pure silane, SiH 4 , and phosphine, PH 3 , (or diborane, B 2 H 6 ). The in situ doping level is controlled by adjusting the PH 3 /SiH 4 (or B 2 H 6 /SiH 4 ) mole ratio varying from zero for undoped films to 4 × 10 −4 (or 5 × 10 −4 ) for heavily doped films. Silicon films were deposited in an amorphous state at 550°C and 90 Pa, and then crystallized by a thermal annealing in vacuum at 600°C during 12 h. The corresponding incorporated phosphorus (boron) atoms concentrations, C P (C B ), previously determined from secondary ions mass spectroscopy (SIMS) analysis, varies [22] . Such results stand as reference for doping concentration in our processed SiNWs, because SIMS analysis on single nanowires is unfortunately not easy to implement.
The in situ doped polycrystalline SiNWs were integrated into resistors devices in coplanar structure [ Fig. 1(b) ] for electrical characterization. In this way, the nanowires were capped by a (100-nm thick) SiO 2 layer deposited by the atmospheric pressure chemical vapor deposition technique at 420°C and contact openings wet etched. Contact electrodes were made of thermally evaporated aluminum and defined by wet etching. Finally, a thermal annealing in forming gas (N 2 /H 2 :0.9) was carried out at 390°C to ensure good electrical contacts. Resistors were fabricated with 10-μm-length parallel SiNWs.
III. RESULTS AND DISCUSSION
Electrical resistivities, ρ n and ρ p , of N-and P-type doped polycrystalline SiNWs, respectively, were deduced from the I -V characteristics (slope) of polycrystalline silicon NWsbased resistors, collected at room temperature using an HP 4155 B semiconductor parameter analyzer. The in situ doping effect is studied through the dependence of the resistivity with the doping concentration for two different radius curvature (50 and 100 nm). As shown in Fig. 2(a) and (b) , the doping effect is different with phosphorus or boron doping species. A first partial study, previously reported in [23] on the N-type in situ doping control on high curvature radius (100 nm)-polycrystalline SiNWs, showed that the resistivity increasing the doping level from about 1×10 18 cm −3 results in an abrupt resistivity drop of about six orders of magnitude for only a factor of 10 further increase in doping concentration. Beyond that, range resistivity decreases to reach the same value as for crystalline silicon. For N-type polycrystalline SiNWs with 50-nm curvature radius, similar behavior is observed, with a lower magnitude for the abrupt resistivity drop at higher doping concentrations, and higher resistivity values at high doping levels. However, the shape of these two corresponding curves, quite similar to the previously observed results for in situ doped polycrystalline silicon layers [22] , [24] , shows that polycrystalline SiNWs doping effect is in accordance with the Seto's theory [25] , in particular, for high curvature radius. These results can be related to the spatial defect distribution related to the curvature radius of the polycrystalline SiNWs. Indeed, two types of defects can be involved either located: 1) at the surface of the wire and/or 2) in the core of the polysilicon layer. In this last case, because the amorphous silicon crystallization process begins at the dielectric film A/amorphous silicon interface, the defect density (including grain boundaries) is higher in the inferior part of the polycrystalline silicon layer (a few nanometers thick) constituting the nanowires (see Fig. 3 ). This grain morphology and defect density were previously revealed by electron microscopy study [26] .
According to Seto's theory [25] , carrier transport is controlled by energy barriers induced by the trapping effect of carriers at defects located at grain boundaries. However, for lowest curvature radius (50 nm) polycrystalline SiNWs, this conduction mechanism is not dominant. Indeed, as shown in Fig. 3 , grain boundaries as well as intragrain defects densities are higher, and it is more realistic to consider structural quality quite similar to (amorphous-type or) highly disordered silicon material. Therefore, one can consider that the defect density is uniformly distributed in the core of the polycrystalline SiNWs.
In this case, a more appropriate carrier transport is the variable range hopping of carriers [27] . In this model, first described in [28] , hopping refers to carrier tunneling transitions from occupied to unoccupied localized states, the state energy difference being bridged by the emission of absorption of one or several phonons.
For P-doped polycrystalline SiNWs, the size of the nanowires does not influence the dependence of the electrical resistivity with doping concentration [ Fig. 2(b) ]: for both the electrical resistivity decreases with the increase of the doping concentration. In addition, the similar doping level dependence as for N-doped polycrystalline silicon NWs is not so evident, in particular, with a slight resistivity drop region. This behavior agrees with the results previously observed for boron in situ doped polycrystalline silicon layers [22] . The in situ doping effect of boron is different from the phosphorus, and depends on the pressure deposition. Indeed, similar ρ p dependence with C P , as for in situ N-doped polycrystalline silicon layer, was observed for P-doped polysilicon layer deposited at lower deposition pressure (30 Pa) [22] . This phenomenon is not well clarified for thin-film polycrystalline silicon layers, and thus for polycrystalline SiNWs. However, another study reported that for the 50-nm curvature radius in situ boron-doped polycrystalline SiNWs carrier transport follows variable-range hopping mechanism [27] .
Our results highlight the good control of the doping level on low curvature radius (≤100 nm) polycrystalline SiNWs over a wide range. The polycrystalline SiNWs gas (ammonia) sensitivity was studied using resistors based on uncapped undoped polycrystalline SiNWs used as gas sensors. Electrical resistance (R = V /I ) measurements, deduced from the slope of the linear I -V curves, are reported as a function of time for devices under exposure to ammonia. Prior to the measurements, the devices were submitted to high diluted hydrofluoridric acid (2%) aqueous solution to remove the native oxide on the SiNWs surface to promote chemical species adsorption. The electrical measurements were carried out at room temperature in nitrogen with a protocol described as follows. At first, SiNWs-based devices were put into a vacuum chamber for 2 h (P = 10 −4 mbar). Prior ammonia injection nitrogen gas injected during a few minutes to guarantee baseline leveled off. Then, the sensor was exposed to ammonia until realizing the onset of sensor response saturation. Flow and gas pressure dependences were monitored, and arbitrary ammonia pressure in the chamber during SiNWs-based resistors exposure is about 500mbar. The potential use of polycrystalline SiNWs as sensitive units to ammonia was checked by measuring the detector response, S g , defined as
where (I ) and (I g ) are the current values for the devices in nitrogen and reactive ambient, respectively. The chemical responses of these SiNWs-based resistors to ammonia exposure are presented in function of exposure time in Fig. 4 . The measurements are carried out with 50 parallel (100-nm radius curvature) SiNWs-based devices. Upon exposure to ammonia tests, time-dependence change of the electrical resistance is found to show a quasi-reversible trend because of the recovery baseline leveled off, suggesting that polycrystalline SiNWs could be reusable after exposure. Electrical current increases because ammonia species act as donor of electrons (reducing agents) at the SiNWs surface [29] . This behavior was previously observed [30] for such polycrystalline SiNWs-based resistors under ammonia exposure. In this case, after evacuating the vacuum chamber, diluted ammonia into nitrogen is injected under controlled concentrations (700, 350, and 175 ppm) and shows that the detector response S g increase is proportional to the increase of the ammonia concentration. These first quantitative results, acting as proof of concept, show the potential use of polycrystalline SiNWs as gas (ammonia) sensitive units. However, further studies concerning sensitivity, low detection limits, and reproducibility are needed for gas sensors applications.
Such results are explained because the gas molecules adsorption occurs at the SiNWs surface, the electrons are transferred to the polycrystalline SiNWs core. Such interactions induce significant changes in the carriers transport along the nanowires and SiNWs electrical resistance (or current) in different possible cumulative ways. First, as the SiNWs conductance can be modulated by an applied voltage [29] , [31] , positively charged gas molecules (electron donors) binded on SiNWs surface can modulate their conductance by changing the volume of the conductive layer. In this case, ammonia may act as chemical gates. In other words, it means that the Fermi level of the SiNWs is shifted to the conduction band edge reducing the sample electrical resistance. Moreover, carrier transport strongly depends on structural nanowires defects. Therefore, we have to consider the effects of grain boundaries. Through charge exchange, gas molecules adsorbed may play a significant role in decreasing the potential barrier height at the grain boundaries between two grains. Previous work reported such effect [32] . In this case, adsorbed gas molecules passivate defects like dangling bonds leading to an increase of current [33] . The electrical current increase under ammonia exposure suggests that electrons transfer and potential barriers lowering effects may dominate. Such results act as a proof of concept and show the potential usefulness of the polycrystalline SiNWs for high-sensitive gas sensors applications operating at room temperature.
N-and P-channel thin-film transistors (TFTs) are fabricated using undoped polycrystalline SiNWs following the synthesis method described previously. In addition, two types of TFTs are studied: 1) back-gate and 2) top-gate devices (Fig. 5) . For back-gate transistors, the substrate is heavily doped crystalline silicon wafer acting as gate electrode [see Fig. 5(a) ]. The film A acting as gate insulator is a 100-nm-thick Si 3 N 4 layer deposited by LPCVD technique at 600°C. Source and drain regions are made of heavily in situ N-type (P-type) doped polycrystalline silicon layer deposited by LPCVD technique for N-and P-channel transistors, respectively. This layer is patterned by RIE with SF 6 plasma before thermal evaporation of aluminum used for source and drain electrodes. For the topgate TFT [ Fig. 5(b) ], the (100-nm-thick) SiO 2 capping layer acting as a gate insulator is deposited by CVD technique at atmospheric pressure at 420°C after heavily in situ doped polycrystalline silicon source/drain regions plasma patterning, and wet etched for opening contacts. Gate electrode is patterned with source and drain electrodes.
The transfer and output characteristics are shown in Figs. 6 and 7 for the two types 100-nm radius curvature polysilicon NWs TFTs. Electrical parameters, threshold voltage, V T , and optimum field effect mobility, μ, are determined according to the classical conduction electrical model used for the metal-oxide-semiconductor field-effect transistor) [34] . μ is deduced from the maximum slope of the I DS (V GS ) curve (transconductance) measured in the saturation mode, and V T is determined by the intercept of the I curve with the gate axis voltage. Switching ratio is defined as maximum (ON state) to minimum (OFF state) currents ratio. The average values of electrical parameters summarized in Table I show better electrical properties for the top-gate polycrystalline SiNWs TFTs, with a higher switching ratio and field effect mobility, and lower threshold voltage. These results are explained to the better gate insulator/polycrystalline SiNW interface quality. Indeed, as shown in Fig. 3 , for the back-gate TFTs channel region takes place in the seed layer with a higher defect density than the upper polycrystalline SiNW surface [26] . In addition, such defects result to a poor the electrode/channel interface quality responsible for the parasitic contact resistances because of the possible nonlinear behavior of drain current at low source-drain voltages. A lowering of the electrical properties was also observed for polycrystalline SiNWs TFTs made with lower curvature radius poly-SiNWs, due to a higher defect density [35] .
Polycrystalline SiNWs-based TFTs show lower electrical properties than for those based on polycrystalline silicon layer. However, our study shows that the back-gate TFT could be used as sensitive blocks because in this configuration, polycrystalline SiNW can be submitted to charged species ambient, and thus the field effect could be promising to IV. CONCLUSION This paper shows the great flexibility in design of planar SiNWs array by direct patterning technique using conventional lithographic tools. The N-and P-type polycrystalline SiNWs doping control make them good candidates for the fabrication of electrically controlled thin-film devices (resistors and transistors), in particular, for specific gas (reducing) sensing or electronics applications.
The results show the full compatibility of the nanospacer poly-SiNWs technology with the existing silicon CMOS technology, using nanowires as potential sensitive units for integrated gas sensor applications. Indeed, field-effect behavior observed in polycrystalline SiNWs-based transistors is promising to amplify chemical species detection as well as for electronics conditioning sensing signal for back-and top-gate configurations, respectively.
In addition, because of silicon surface functionalization possibilities, such results offer a great potential for further developments of integrated SiNWs-based (bio)chemical sensors and their implementation in electronic systems. 
